




**MMS – MCD
Application Team**

STM8L Training Slides

Digital-to-Analog Converter (DAC)

- 8-bit or 12-bit DAC, 1 μ s settling time converter (code to code)
- Internal buffer can drive load up to 5 k Ω / 50 pF
- DAC supply requirement: 1.8V to 3.6 V
- DAC outputs range: $0 \leq V_{OUT} \leq VREF+$
 - Note : ADC and DAC share the same VREF+ / VDDA / VSSA
- Left or right data alignment in 12-bit mode
- Synchronized update capability using TIM4
- DMA capability
- External triggers for conversion (timer)

DAC Block Diagram



- The analog output voltage on the DAC channel pin is determined, for both 8bit and 12bit resolution modes, as:

$$\text{DAC Output voltage} = V_{\text{REF+}} \times (\text{DOR} / 4095)$$

- Integrated output buffer:
 - can be enabled/disabled by BOFF bit
 - used to reduce the output impedance

Separate data holding registers (DHR) for each data alignment and resolution

**12 bit
resolution**

Right alignment

DAC_RDHRH

0	0	0	0
---	---	---	---

D11	D10	D9	D8
-----	-----	----	----

DAC_RDHRL

D7	D6	D5	D4	D3	D2	D1	D0
----	----	----	----	----	----	----	----

Left alignment

DAC_LDHRH

D11	D10	D9	D8	D7	D6	D5	D4
-----	-----	----	----	----	----	----	----

DAC_LDHRL

D3	D2	D1	D0	0	0	0	0
----	----	----	----	---	---	---	---

**8 bit
resolution**

DAC_DHR8

D7	D6	D5	D4	D3	D2	D1	D0
----	----	----	----	----	----	----	----

- Programmable DAC conversion triggers
- DAC Conversion is started :
 - **Automatically** (without triggers) – after writing to data holding registers (DHR)
 - by **using triggers**
- 2 possible conversion Triggers :
 - **Software trigger** : by setting the SWTRIG bit
 - **Hardware trigger** : Timer4 TRGO input

- DAC is connected to DMA1 channel 3.
- DAC DMA request is generated when an external trigger occurs. The request indicates that the value of the data holding registers (DHR) is then transferred to the Data output registers (DOR)
- DAC DMA underrun interrupt is generated when the next trigger event occurs while the previous DMA request is still pending. This may happen, for instance, when the DAC trigger frequency is higher than the DMA request servicing process

- How many DAC channels are in the STM8L15x microcontroller ?

- What are the possibilities to start a DAC channel conversion?

- Which is the DMA channel connected to the DAC?

- When a DAC DMA underrun interrupt may be happen.

CONFIDENTIALITY OBLIGATIONS:

THIS DOCUMENT CONTAINS SENSITIVE INFORMATION.

IT IS CLASSIFIED "MICROCONTROLLERS, MEMORIES & SECURE MCUs (MMS) RESTRICTED AND ITS DISTRIBUTION IS SUBMITTED TO ST/MMS AUTHORIZATION

AT ALL TIMES YOU SHOULD COMPLY WITH THE FOLLOWING SECURITY RULES:

- DO NOT COPY OR REPRODUCE ALL OR PART OF THIS DOCUMENT
- KEEP THIS DOCUMENT LOCKED AWAY
- FURTHER COPIES CAN BE PROVIDED ON A "NEED TO KNOW BASIS", PLEASE CONTACT YOUR LOCAL ST SALES OFFICE OR DOCUMENT WRITTER.

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is registered trademark of STMicroelectronics
All other names are the property of their respective owners

© 2015 STMicroelectronics - All Rights Reserved

STMicroelectronics group of companies Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.

www.st.com